Carry Save Multiplier Design
Implementation of an 8x8 carry save multiplier with optimized CMOS design techniques
Timelapse of 8-bit CSM
Designed and implemented a compact 8x8 carry save multiplier, leveraging CMOS technology for digital blocks like Inverters, NAND gates, and Full adders, ensuring efficient operation and verification.